hive-chip-flow (Hive-RSI-Lab)ECADConfidence: Medium

The staged Tiny Tapeout release shipped an empty .v with no verilog_path, and gate-level sim ran on the unpowered netlist while Lec and SDF read one netlist and the tile ships the other.

Impact Analysis

Persona

Electrical Engineer

Team Size Impact

5x Multiplier

Prototype Delay

3 Days

Est. Annual Cost

$30,000

1 user · 1 month240 min
Rest of team960 min
Rest of year13,200 min

monthly_minutes × 12 × team_multiplier ÷ 60 × $75/hr = $30k/yr

$75/hr assumed rate.

Annual team-minutes decomposed from the reported monthly inputs.

Evidence & Sources

1 Sources

Hive-RSI-Lab/hive-chip-flow PR #180: custom_gds ships the powered netlist, tested on the signoff PDK (#149)

github.com

→

Analyst Notes

From the Grok pain-radar digests, Nov 1-2 2026 (Nov 1 8:41 AM ET through Nov 2 7:41 AM ET digests plus the Haitch editions). Verified live 2026-11-02: issue/PR read; title and state confirmed.