← Back to Index
hive-hwde (Hive-RSI-Lab)ECADConfidence: Medium

After importing an Altium board into KiCad, DRC ran on KiCad's defaults, 0.2 mm clearance and 0.5 mm to the edge. The author's 10 mil track and clearance, via sizes, mask rules and room-scoped rules were never read, so the board passed or failed against rules nobody wrote. The current workaround is a per-board fix_pcb.py script.

Impact Analysis

Persona
Electrical Engineer
Team Size Impact
5x Multiplier
Prototype Delay
3 Days
Est. Annual Cost
$30,000
  • 1 user · 1 month240 min
  • Rest of team960 min
  • Rest of year13,200 min

monthly_minutes × 12 × team_multiplier ÷ 60 × $75/hr = $30k/yr

$75/hr assumed rate.

Annual team-minutes decomposed from the reported monthly inputs.

Evidence & Sources

1 Sources

Analyst Notes

From the Grok pain-radar digests, Oct 31-Nov 1 2026 (Oct 31 9:41 PM ET through Nov 1 7:41 AM ET digests plus the Haitch overnight edition). Verified live 2026-11-01: issue/PR read; title and state confirmed.