kct check reports 78 silk_overlap warnings on a clean board, all inside single stock footprints at T-joints, while native kicad-cli DRC reports none; silk_overlap sits in the tapeout Gate 4b set, so every false positive forces an acknowledgement or refusal.