The HDL generated for the Shifter does not compute what the simulator computes: Verilog is wrong in all five modes and VHDL arithmetic shift right is wrong too. It compiles and synthesizes with no warning, so a circuit that works in simulation behaves differently on the FPGA.