The main board's DRC rules had clearance 0, track width 0, hole-to-hole 0.25 and silk-to-pad 0 before a Claude Code session set them above PCBWay's 4-layer minimums; any DRC run before that was checking against nothing. The follow-up, #156, reached 0 errors after Justin moved copper off NPTH holes and the bottom edge by hand.