siliconcompiler (siliconcompiler)ECADConfidence: Medium

With the slang frontend on, register initial values were dropped for FPGA targets, so a register meant to power up at 1 synthesized to a flop that powers up at 0 with no warning.

Impact Analysis

Persona

Electrical Engineer

Team Size Impact

5x Multiplier

Prototype Delay

3 Days

Est. Annual Cost

$30,000

1 user · 1 month240 min
Rest of team960 min
Rest of year13,200 min

monthly_minutes × 12 × team_multiplier ÷ 60 × $75/hr = $30k/yr

$75/hr assumed rate.

Annual team-minutes decomposed from the reported monthly inputs.

Evidence & Sources

1 Sources

siliconcompiler/siliconcompiler PR #5575: drop yosys initial values in ASIC synthesis only

github.com

→

Analyst Notes

From the Grok pain-radar digest, Oct 26 2026 (8:41 AM to 11:41 AM ET digests plus Haitch morning edition). Verified live 2026-10-26: issue/PR/thread read; title and state confirmed.