← Back to Index
Silinx-ISE (pmnmalo)ECADConfidence: Medium

Without a PERIOD constraint on a DCM's pad, trce checks nothing, so a design can pass timing only because nobody told the tool what to check. Map and par also accept a DCM that trce later fails.

Impact Analysis

Persona
Electrical Engineer
Team Size Impact
5x Multiplier
Prototype Delay
3 Days
Est. Annual Cost
$30,000
  • 1 user · 1 month240 min
  • Rest of team960 min
  • Rest of year13,200 min

monthly_minutes × 12 × team_multiplier ÷ 60 × $75/hr = $30k/yr

$75/hr assumed rate.

Annual team-minutes decomposed from the reported monthly inputs.

Evidence & Sources

1 Sources
pmnmalo/Silinx-ISE PR #666: Timing: trce's Component Switching Limit checks on the DCMs, CLKIN_DIVIDE_BY_2 halving them all; feat_dcm_div2's CLKFX within them (Fixes #661)
github.com
→

Analyst Notes

From the Grok pain-radar digest, Oct 20 2026 (7:41 AM to 9:41 AM ET slots). Verified live 2026-10-21: issue/PR read on GitHub; title and state confirmed.