The simten Verilog exporter validator and emitter disagreed: logical operators became bitwise, early returns dropped, locals got wrong widths, and initial values were lost, in generated Verilog that still looked fine.