A PLL design decision, a quadrature CLK/CLK90 output, can only be judged against the HyperRAM controller's phase window, and that tolerance is not recorded anywhere; the operator ruled the requirement has to be derived and recorded first, with setup/hold and jitter, or the quadrature question ends.