An open chip flow ran Yosys on a 2.8 million cell design; the two gzip netlists the next steps read came out 20 bytes each and empty. Yosys exited 0, post-synthesis timing failed with "input contains no modules", and the flow still recorded Synthesis as Success.