← Back to Index
digital-chip-design-agents (hdl-tools)VerificationConfidence: Medium

In three agent runs on one SoC, tools exited 0 without checking anything: SpyGlass CDC verification returned 0 with every crossing rule skipped over a missing licence feature, and SpyGlass black-boxed any module with a string or real parameter, removing the top module itself.

Impact Analysis

Persona
Electrical Engineer
Team Size Impact
5x Multiplier
Prototype Delay
3 Days
Est. Annual Cost
$30,000
  • 1 user · 1 month240 min
  • Rest of team960 min
  • Rest of year13,200 min

monthly_minutes × 12 × team_multiplier ÷ 60 × $75/hr = $30k/yr

$75/hr assumed rate.

Annual team-minutes decomposed from the reported monthly inputs.

Evidence & Sources

1 Sources
hdl-tools/digital-chip-design-agents PR #141: feat(dft,rtl-design): prove static checks ran; add Tessent scan/ATPG/MBIST flows
github.com
→

Analyst Notes

From the Grok pain-radar digest, Oct 24-25 2026 (Oct 24 evening to Oct 25 morning slots). Verified live 2026-10-25: issue/PR read on GitHub; title and state confirmed.