Clock tree synthesis aborted before it started when it read a full design SDC with set_case_analysis on test-mode pins, because the clock reader had no bound netlist yet, so the constraint could not resolve, found during the 2026-10 MPC order runs.