hive-chip-flow (Hive-RSI-Lab)VerificationConfidence: Medium

The independent timing re-check reads the signoff SDC with a bare read_sdc, while LibreLane propagates clocks when the SDC does not say. A block with its own SDC gets propagated clocks in LibreLane and ideal clocks in the second check, so the second signoff is the more optimistic one, with no skew at hold.

Impact Analysis

Persona

Hardware Engineer

Team Size Impact

5x Multiplier

Prototype Delay

3 Days

Est. Annual Cost

$30,000

1 user · 1 month240 min
Rest of team960 min
Rest of year13,200 min

monthly_minutes × 12 × team_multiplier ÷ 60 × $75/hr = $30k/yr

$75/hr assumed rate.

Annual team-minutes decomposed from the reported monthly inputs.

Evidence & Sources

1 Sources

Hive-RSI-Lab/hive-chip-flow Issue #145: timing gate times ideal clocks when the signoff SDC says nothing about propagation (LibreLane propagates them), and never refuses an ideal clock after CTS

github.com

→

Analyst Notes

From the Grok pain-radar digests, Oct 31-Nov 1 2026 (Oct 31 9:41 PM ET through Nov 1 7:41 AM ET digests plus the Haitch overnight edition). Verified live 2026-11-01: issue/PR read; title and state confirmed.