The clock-domain-crossing check assumes any undeclared input is synchronous. On a mixed-signal block, the analog side already says which outputs are asynchronous, but nothing carries that to the digital check, so an async comparator output sampled by one flop reads as clean.