An FPGA agent flow found that hitting targets alone 'passed' an RV32 core at 48 LUTs, because synthesis had removed the logic; they now collect what the tool removed and send implausible results to an LLM judge and back to a porting step.